SN74F112NSRG4 Texas Instruments Integrated Circuit (Small Outline Packages) In Stock
The SN74F112NSRG4 is a dual J-K negative-edge-triggered flip-flop IC from the F/FAST logic family, operating at up to 100 MHz with 50 pF load capacitance and a 20 mA output sink current, housed in a 16-pin SOIC package.
- Manufacturer
- Texas Instruments
- Package
- Small Outline Packages
- Pin Count
- 16
- Lifecycle
- OBSOLETE
- Datasheet
- SN74F112NSRG4 Datasheet PDF
- Category
- Integrated Circuit
- Temp Range
- ?°C to 70.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- Dual J-K negative-edge-triggered flip-flop
- Maximum clock frequency of 100 MHz for high-speed logic designs
- 50 pF rated load capacitance per output
- 20 mA maximum output low sink current
- F/FAST logic family for superior speed vs. LS/ALS alternatives
- 16-pin SOIC (R-PDSO-G16) SMT package
Applications
The SN74F112NSRG4 is commonly used in high-speed digital logic circuits such as frequency dividers, state machines, and synchronous counters where the 100 MHz clock capability of the F/FAST family is required. It is also applied in pipeline registers and clocking circuits within FPGA support logic, DSP boards, and communication equipment demanding fast edge-triggered state storage.
Specifications
| YTEOL | 0 |
| Family | F/FAST |
| JESD-30 Code | R-PDSO-G16 |
| JESD-609 Code | e4 |
| Load Capacitance (CL) | 50pF |
| Logic IC Type | J-K FLIP-FLOP |
| Max Frequency@Nom-Sup | 100000000Hz |
| Max I(ol) | 0.02A |
| Number of Bits | 2 |
| Number of Functions | 2 |
| Output Polarity | COMPLEMENTARY |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | SOP16,.3 |
| Package Shape | RECTANGULAR |
| Package Style | SMALL OUTLINE |
| Packing Method | TR |
| Peak Reflow Temperature (Cel) | 260 |
| Power Supply Current-Max (ICC) | 19mA |
| Prop. Delay@Nom-Sup | 7.5ns |
| Propagation Delay (tpd) | 7.5ns |
| Qualification Status | Not Qualified |
| Schmitt Trigger | NO |
| Supply Voltage-Max (Vsup) | 5.5V |
| Supply Voltage-Min (Vsup) | 4.5V |
| Supply Voltage-Nom (Vsup) | 5V |
| Surface Mount | YES |
| Technology | TTL |
| Temperature Grade | COMMERCIAL |
| Terminal Finish | NICKEL PALLADIUM GOLD |
| Terminal Form | GULL WING |
| Terminal Pitch | 1.27mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Trigger Type | NEGATIVE EDGE |
| fmax-Min | 100MHz |
| Package | Small Outline Packages |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| Moisture Sensitivity Level | MSL 1 |
| HTS Code | 8542.39.00.60 |
| Country of Origin | Malaysia |
Alternate & Equivalent Parts
Compatible alternatives and drop-in replacements for SN74F112NSRG4:
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
Frequently Asked Questions
At what maximum clock frequency can the SN74F112NSRG4 operate, and which logic family does it belong to?
The SN74F112NSRG4 belongs to the F/FAST logic family and supports a maximum clock frequency of 100 MHz. This makes it significantly faster than LS or ALS counterparts, making it suitable for high-speed digital systems including synchronous counters, frequency dividers, and clocked state machines in computing and communications equipment.
How does the negative-edge triggering of the SN74F112NSRG4 affect its use in clocked digital systems?
Negative-edge triggering means the SN74F112NSRG4 captures its J-K inputs and updates its outputs on the falling edge of the clock signal. This behavior is useful when other system logic is positive-edge triggered, allowing designers to sequence operations by interleaving rising- and falling-edge events in a 100 MHz clock domain without additional delay elements.
What is the output drive capability of the SN74F112NSRG4, and how does it affect fan-out in a bus design?
The SN74F112NSRG4 can sink up to 20 mA at its output low state, which supports driving multiple standard TTL inputs. With a 50 pF rated load capacitance, the device can directly drive moderate-length PCB traces and several TTL gate inputs without external buffers, simplifying bus designs in F/FAST logic systems operating at up to 100 MHz.
Is the SN74F112NSRG4 a good choice as a drop-in replacement for older 74F112 variants in legacy board repairs?
Yes, the SN74F112NSRG4 is pin-compatible with standard 74F112 dual J-K flip-flop devices and shares the same 16-pin SOIC footprint, making it a viable replacement in legacy board repairs. The /G4 suffix indicates a green-compliant version with JESD-609 e4 rating, which is compatible with modern RoHS-compliant assembly processes used for legacy repair work.
Related Guides
How to Choose a BAS70 Schottky Diode for Signal Clamping: Selection Guide
A practical BAS70KFILM and BAS70-family Schottky diode selection guide for signal clamping, RF detection, leakage, and topology choices.
Jul 4, 2026
AMC1202DWVR Design Guide for Isolated Current Sensing
Practical AMC1202DWVR design guide covering shunt sizing, isolation layout, input filtering, ADC scaling, and sourcing choices.
Jul 4, 2026
1206 100 uF MLCC Design Guide for Compact Bulk Decoupling
Design guidance for applying CL31A107MQHNNNE and related 1206 MLCCs in compact bulk decoupling networks.
Jul 3, 2026
0402 10 nF MLCC Design Guide for High-Speed Decoupling
Practical design guidance for using CL05B103KB5NNNC and related 0402 MLCCs in high-speed decoupling networks.
Jul 3, 2026
Why Buy from FindMyChip
About Texas Instruments
Texas Instruments (TI) is a global semiconductor company headquartered in Dallas, Texas. TI designs and manufactures analog and embedded processing chips used in industrial, automotive, consumer, communications, and enterprise systems.
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“Their engineering team helped us find a pin-compatible alternative when our original MCU went EOL.”