SN74F112DRE4 Texas Instruments Integrated Circuit (Small Outline Packages) In Stock
Texas Instruments SN74F112DRE4 is a dual JK-type negative-edge-triggered flip-flop in a 16-pin SOIC package from the Fast/F logic family. It operates up to 100 MHz with a 50 pF load capacitance and 20 mA output sink current, RoHS-compliant.
- Manufacturer
- Texas Instruments
- Package
- Small Outline Packages
- Pin Count
- 16
- Lifecycle
- OBSOLETE
- Datasheet
- SN74F112DRE4 Datasheet PDF
- Category
- Integrated Circuit
- Temp Range
- ?°C to 70.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- Dual JK-type negative-edge-triggered flip-flops with independent J, K, clock, set, and reset inputs enabling flexible synchronous and asynchronous control in 2 independent 1-bit storage elements
- Maximum clock frequency of 100 MHz at nominal supply voltage with 50 pF load, providing high-speed state storage for Fast-logic bus interfaces and counters
- 16-pin SOIC (R-PDSO-G16) package with 20 mA output sink current and RoHS (e4) compliant lead-free construction for modern PCB designs
Applications
The SN74F112DRE4 is used in high-speed digital systems as a dual JK flip-flop for frequency division, state machine registers, and synchronization circuits operating up to 100 MHz. It is suitable for bus interface buffering and data latching in embedded systems, programmable logic controllers, and FPGA companion circuits requiring Fast-family logic timing. The 16-pin SOIC package and 20 mA output drive capability make it compatible with both 5 V TTL and mixed-voltage board designs.
Specifications
| YTEOL | 0 |
| Family | F/FAST |
| JESD-30 Code | R-PDSO-G16 |
| JESD-609 Code | e4 |
| Load Capacitance (CL) | 50pF |
| Logic IC Type | J-K FLIP-FLOP |
| Max Frequency@Nom-Sup | 100000000Hz |
| Max I(ol) | 0.02A |
| Number of Bits | 2 |
| Number of Functions | 2 |
| Output Polarity | COMPLEMENTARY |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | SOP16,.25 |
| Package Shape | RECTANGULAR |
| Package Style | SMALL OUTLINE |
| Packing Method | TR |
| Peak Reflow Temperature (Cel) | 260 |
| Power Supply Current-Max (ICC) | 19mA |
| Prop. Delay@Nom-Sup | 7.5ns |
| Propagation Delay (tpd) | 7.5ns |
| Qualification Status | Not Qualified |
| Supply Voltage-Max (Vsup) | 5.5V |
| Supply Voltage-Min (Vsup) | 4.5V |
| Supply Voltage-Nom (Vsup) | 5V |
| Surface Mount | YES |
| Technology | TTL |
| Temperature Grade | COMMERCIAL |
| Terminal Finish | NICKEL PALLADIUM GOLD |
| Terminal Form | GULL WING |
| Terminal Pitch | 1.27mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Trigger Type | NEGATIVE EDGE |
| fmax-Min | 100MHz |
| Package | Small Outline Packages |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| Moisture Sensitivity Level | MSL 1 |
| HTS Code | 8542.39.00.60 |
Alternate & Equivalent Parts
Compatible alternatives and drop-in replacements for SN74F112DRE4:
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
Frequently Asked Questions
What is the maximum clock frequency that SN74F112DRE4 supports with a standard load?
The SN74F112DRE4 operates up to 100 MHz with a 50 pF load capacitance at nominal supply voltage, placing it in Texas Instruments' Fast (F) logic family. This speed makes it suitable for high-frequency counters, dividers, and synchronization registers in 5 V digital systems.
How many flip-flop elements does the SN74F112DRE4 contain, and what type are they?
The SN74F112DRE4 contains 2 independent JK-type negative-edge-triggered flip-flops, each with individual J, K, clock, preset, and clear inputs. Both elements can be clocked at up to 100 MHz, making the 16-pin SOIC device efficient for dual-channel state storage or divide-by-2 circuits.
What package does the SN74F112DRE4 use, and what does the RE4 suffix indicate?
The SN74F112DRE4 is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package with 1.27 mm pin pitch. The RE4 suffix indicates tape-and-reel packaging and RoHS-compliant (e4) lead-free materials, meeting environmental requirements for global electronic products.
In which circuit topologies does the JK configuration of SN74F112DRE4 offer advantages over D-type flip-flops?
JK flip-flops like the SN74F112DRE4 support toggle mode (J=K=1) and hold mode (J=K=0), making them preferable over D-type devices in divide-by-2 counters, binary ripple chains, and state machine designs with conditional feedback. The 100 MHz capability and 20 mA sink current extend this advantage to high-speed glue logic applications.
Related Guides
How to Choose a BAS70 Schottky Diode for Signal Clamping: Selection Guide
A practical BAS70KFILM and BAS70-family Schottky diode selection guide for signal clamping, RF detection, leakage, and topology choices.
Jul 4, 2026
AMC1202DWVR Design Guide for Isolated Current Sensing
Practical AMC1202DWVR design guide covering shunt sizing, isolation layout, input filtering, ADC scaling, and sourcing choices.
Jul 4, 2026
1206 100 uF MLCC Design Guide for Compact Bulk Decoupling
Design guidance for applying CL31A107MQHNNNE and related 1206 MLCCs in compact bulk decoupling networks.
Jul 3, 2026
0402 10 nF MLCC Design Guide for High-Speed Decoupling
Practical design guidance for using CL05B103KB5NNNC and related 0402 MLCCs in high-speed decoupling networks.
Jul 3, 2026
Why Buy from FindMyChip
About Texas Instruments
Texas Instruments (TI) is a global semiconductor company headquartered in Dallas, Texas. TI designs and manufactures analog and embedded processing chips used in industrial, automotive, consumer, communications, and enterprise systems.
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“Their engineering team helped us find a pin-compatible alternative when our original MCU went EOL.”