LTC6954IUFF-1#PBF Analog Devices Integrated Circuit (Quad Flat No-Lead) In Stock
The LTC6954IUFF-1#PBF is a low phase noise triple-output clock distribution divider and driver with three LVPECL outputs and Schmitt trigger input. Delivers ultralow additive phase noise for high-performance ADC and DAC clocking. Available in 36-pin QFN package with worldwide stock and shipping.
- Manufacturer
- Analog Devices
- Package
- Quad Flat No-Lead
- Pin Count
- 36
- Lifecycle
- OBSOLETE
- Datasheet
- LTC6954IUFF-1#PBF Datasheet PDF
- Category
- Integrated Circuit
- Price
- From $10.2300(MOQ 1)
- Temp Range
- -40.0°C to 105.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- Triple LVPECL outputs with ultralow additive phase noise for high-speed ADC and DAC clock distribution
- Programmable dividers on each output channel allow independent frequency division from a single master clock
- Schmitt trigger input accepts a wide range of clock signal amplitudes and waveshapes without external conditioning
- 36-pin QFN package minimizes clock trace lengths for reduced jitter in dense mixed-signal PCB layouts
Applications
The LTC6954IUFF-1#PBF is designed for high-speed data converter clock distribution in software-defined radio, phased-array radar, and test and measurement systems where ultralow phase noise is critical for ADC spurious-free dynamic range and SNR performance. It distributes a single low-noise reference clock to three independent LVPECL outputs with programmable division ratios, enabling synchronous clocking of multiple ADCs, DACs, or FPGAs at different sample rates from one master oscillator. High-channel-count data acquisition systems and digital beamforming receivers particularly benefit from its matched output skew and low additive jitter.
Specifications
| Pbfree Code | No |
| Manufacturer Package Code | 05-08-1863 |
| YTEOL | 0 |
| Family | LTC6954 |
| Input Conditioning | SCHMITT TRIGGER |
| JESD-30 Code | R-PQCC-N36 |
| JESD-609 Code | e3 |
| Load Capacitance (CL) | 10pF |
| Logic IC Type | CLOCK DRIVER/DIVIDER |
| Number of Functions | 3 |
| Number of Inverted Outputs | 3 |
| Number of True Outputs | 3 |
| Output Characteristics | 3-STATE |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | LCC36,.16X.28,20 |
| Package Shape | RECTANGULAR |
| Package Style | CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE |
| Power Supply Current-Max (ICC) | 350mA |
| Prop. Delay@Nom-Sup | 0.55ns |
| Propagation Delay (tpd) | 0.55ns |
| Same Edge Skew-Max (tskwd) | 0.12ns |
| Supply Voltage-Max (Vsup) | 3.45V |
| Supply Voltage-Min (Vsup) | 3.15V |
| Supply Voltage-Nom (Vsup) | 3.3V |
| Surface Mount | YES |
| Technology | CMOS |
| Temperature Grade | INDUSTRIAL |
| Terminal Finish | Matte Tin (Sn) |
| Terminal Form | NO LEAD |
| Terminal Pitch | 0.5mm |
| Terminal Position | QUAD |
| fmax-Min | 1800MHz |
| Package | Quad Flat No-Lead |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| Moisture Sensitivity Level | MSL 1 |
| ECCN | EAR99 |
| HTS Code | 8542.39.00.01 |
| Country of Origin | Thailand |
Alternate & Equivalent Parts
No known alternates. Submit an RFQ and our team can suggest alternatives.
Frequently Asked Questions
What additive phase noise performance does the LTC6954IUFF-1#PBF offer, and why does that matter for wideband ADC clocking?
The LTC6954IUFF-1#PBF adds typically –163 dBc/Hz of additive phase noise floor at 100 MHz output frequency, which is essential for maintaining SNR in high-speed ADCs sampling at 250 MSPS or faster. At 1 GHz ADC sampling, 1 ps of RMS clock jitter degrades SNR by approximately 1.6 dB at the Nyquist frequency; the LTC6954's sub-100 fs additive jitter contribution preserves the 14-bit to 16-bit ADC dynamic range that radar and communications receivers demand.
How do the programmable dividers on the LTC6954IUFF-1#PBF's three LVPECL outputs simplify multi-rate clock distribution?
Each of the three output channels has an independent integer divider that can be set from 1 to 63, allowing a 1 GHz master clock to simultaneously produce 1 GHz, 500 MHz, and 250 MHz outputs for an ADC, DAC, and FPGA fabric clock respectively. This eliminates the need for separate clock buffers or additional PLLs on the board, reducing BOM by 2 to 4 components and lowering total clock distribution jitter by avoiding extra buffer stages each adding 50 fs to 100 fs of jitter.
For a phased-array radar with 8 ADC channels, how does the LTC6954IUFF-1#PBF's matched LVPECL output skew maintain channel coherence?
The LTC6954IUFF-1#PBF specifies output-to-output skew of typically 10 ps between its 3 LVPECL outputs at 10 pF load. In a phased-array system where multiple LTC6954 devices share a common reference clock and SYNC signal, the inter-chip skew across 8 ADC clock paths is bounded to under 50 ps, corresponding to less than 5° of phase error at 100 MHz IF—well within the 1° to 2° coherence budget for high-resolution beamforming.
How does the Schmitt trigger input of the LTC6954IUFF-1#PBF broaden the range of compatible reference clock sources?
The Schmitt trigger input accepts reference clocks with slow rise times up to 10 ns and input amplitudes ranging from 0.2 V to 1.2 V differential, unlike standard CML inputs that require fast edges and precise 100 mV to 400 mV swings. This allows direct connection to TCXO or OCXO oscillators with LVCMOS or LVDS outputs without external level-shifting circuits, reducing clock input conditioning BOM by 1 to 2 components per board.
Related Guides
How to Choose a BAS70 Schottky Diode for Signal Clamping: Selection Guide
A practical BAS70KFILM and BAS70-family Schottky diode selection guide for signal clamping, RF detection, leakage, and topology choices.
Jul 4, 2026
AMC1202DWVR Design Guide for Isolated Current Sensing
Practical AMC1202DWVR design guide covering shunt sizing, isolation layout, input filtering, ADC scaling, and sourcing choices.
Jul 4, 2026
1206 100 uF MLCC Design Guide for Compact Bulk Decoupling
Design guidance for applying CL31A107MQHNNNE and related 1206 MLCCs in compact bulk decoupling networks.
Jul 3, 2026
0402 10 nF MLCC Design Guide for High-Speed Decoupling
Practical design guidance for using CL05B103KB5NNNC and related 0402 MLCCs in high-speed decoupling networks.
Jul 3, 2026
Why Buy from FindMyChip
About Analog Devices
Analog Devices (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing integrated circuits used in virtually all types of electronic equipment.
More from Analog Devices
| Qty. | Unit Price | Ext. Price |
|---|---|---|
| 1+ | $14.5100 | $14.51 |
| 1000+ | $10.2300 | $10230.00 |
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“The anti-counterfeit verification gave us confidence we'd never had with other China suppliers.”