ADC12DJ5200RFZEG Texas Instruments Integrated Circuit (BGA) In Stock

ADC12DJ5200RFZEG is a dual-channel 12-bit ADC sampling at up to 5.2 GSPS per channel with a ±0.825 V differential input range. It integrates JESD204C serial output in a 144-pin BGA package for high-speed RF signal acquisition. Sourced from Texas Instruments with worldwide distribution.

ACTIVEIntegrated CircuitVerified May 2026
Package / Visual Reference
ADC12DJ5200RFZEGBGA
Quick Facts
Manufacturer
Texas Instruments
Package
BGA
Pin Count
144
Lifecycle
ACTIVE
Category
Integrated Circuit
Temp Range
-40.0°C to 85.0°C
RoHS
Compliant
Lead Time
3–7 business days
Shipping
DHL Express · Worldwide

Key Features

  • 5.2 GSPS per-channel sample rate enabling direct RF sampling of signals up to 2.6 GHz without analog downconversion
  • 12-bit resolution with 0.0488% maximum linearity error maintaining high dynamic range for radar and communications signal processing
  • Dual-channel architecture supporting simultaneous I/Q or two-channel RF capture in phased-array and MIMO receiver designs
  • JESD204C high-speed serial interface reducing pin count and PCB trace congestion in multi-ADC system designs
  • 144-pin BGA package balancing high I/O density with manageable PCB routing for wideband data converter front-ends

Applications

ADC12DJ5200RFZEG targets wideband RF signal acquisition systems including radar front-ends, electronic warfare receivers, and 5G mmWave test equipment requiring simultaneous dual-channel digitization above 1 GHz. Its 5.2 GSPS sample rate enables direct RF sampling of L-, S-, and C-band signals, eliminating one or more analog downconversion stages and reducing system complexity. The JESD204C output interface simplifies connection to Xilinx or Intel FPGA-based digital signal processing back-ends in software-defined radio platforms.

Specifications

Pbfree CodeYes
YTEOL15
Additional FeaturePeak-to-peak input voltage range(V) : 0.825
Analog Input Voltage-Max0.825V
Analog Input Voltage-Min-0.825 V
Converter TypeADC, PROPRIETARY METHOD
JESD-30 CodeR-PBGA-B144
JESD-609 Codee0
Linearity Error-Max (EL)0.0488%
Number of Analog In Channels2
Number of Bits12
Number of Functions1
Output Bit CodeOFFSET BINARY, 2S COMPLEMENT BINARY
Output FormatSERIAL
Package Body MaterialPLASTIC/EPOXY
Package Equivalence CodeBGA144,12X12,32
Package ShapeSQUARE
Package StyleGRID ARRAY, FINE PITCH
Peak Reflow Temperature (Cel)235
Sample Rate5200MHz
Sample and Hold / Track and HoldTRACK
Supply Current-Max0.95mA
Supply Voltage-Nom1.1V
Surface MountYES
TechnologyCMOS
Terminal FinishTin/Lead (Sn/Pb)
Terminal FormBALL
Terminal Pitch0.8mm
Terminal PositionBOTTOM
Time@Peak Reflow Temperature-Max (s)20
PackageBGA

Compliance & Regulatory

RoHS StatusCompliant
Lead-FreeYes (Pb-Free)
Moisture Sensitivity LevelMSL 3
ECCN3A001.A.5.A.3
HTS Code8542.39.00.30

Datasheet

ADC12DJ5200RFZEG Datasheet Download

Official datasheet from Texas Instruments

Alternate & Equivalent Parts

No known alternates. Submit an RFQ and our team can suggest alternatives.

Frequently Asked Questions

What sample rate and resolution does ADC12DJ5200RFZEG provide per channel?

ADC12DJ5200RFZEG delivers up to 5.2 GSPS at 12-bit resolution per channel, supporting Nyquist bandwidth of 2.6 GHz. This enables direct digitization of L- and S-band radar pulses without analog mixing stages, reducing receiver chain complexity and improving phase coherence in phased-array antenna systems.

How does the dual-channel configuration of ADC12DJ5200RFZEG benefit I/Q receiver designs?

The two synchronized channels allow ADC12DJ5200RFZEG to simultaneously capture in-phase and quadrature components of a wideband RF signal, supporting direct I/Q demodulation at up to 2.6 GHz. Each channel maintains ±0.825 V differential input range with 0.0488% linearity error, preserving the amplitude and phase balance required for accurate digital beamforming and signal detection algorithms.

Which serial output interface does ADC12DJ5200RFZEG use and why does that matter for FPGA integration?

ADC12DJ5200RFZEG uses a JESD204C high-speed serial interface, which supports lane rates exceeding 15 Gbps and deterministic latency needed for multi-chip synchronization in radar and electronic warfare systems. JESD204C reduces physical wire count compared to parallel LVDS buses, simplifying PCB routing in 144-pin BGA board designs connected to Xilinx RFSoC or Intel Stratix FPGA devices.

In a 5G mmWave test receiver, how does ADC12DJ5200RFZEG's input range affect RF front-end design?

The ±0.825 V differential peak-to-peak input voltage range of ADC12DJ5200RFZEG requires careful gain staging in the RF signal chain. A low-noise amplifier and variable attenuator must scale the received mmWave signal to keep power levels within the 1.65 V differential full-scale range, preventing clipping while maximizing signal-to-noise ratio across the 5G FR2 band from 24 GHz to 40 GHz after downconversion.

Why Buy from FindMyChip

Authorized Source
Verified supply chain with full traceability & inspection
$
Competitive Pricing
Factory-direct from China distributors, low MOQ
Fast Shipping
DHL Express 3–5 days · FedEx/UPS 5–7 days worldwide
Quality Guaranteed
30-day replacement for defective parts, no questions asked

About Texas Instruments

Texas Instruments (TI) is a global semiconductor company headquartered in Dallas, Texas. TI designs and manufactures analog and embedded processing chips used in industrial, automotive, consumer, communications, and enterprise systems.

AvailabilityIn Stock
Reference Price (USD)
Contact for Price
Buy from 1pc · Factory-direct pricing
pcs

In Stock · 24h Response · Worldwide Shipping

Lead Time3-7 business days
MOQFrom 1 piece
ShippingDHL / FedEx / UPS
OriginChina (Authorized)

Response within 24 hours · Worldwide shipping

FindMyChip sourced our entire STM32 BOM in 48 hours when our usual distributor had 16-week lead times.

TM
Thomas Mueller
Hardware Lead, SensorTech GmbH, Germany