TSM103WIDT STMicroelectronics Integrated Circuit (Small Outline Packages) In Stock
STMicroelectronics TSM103WIDT is a dual operational amplifier with integrated voltage reference, offered in an SO-8 package. It features 70 dB minimum CMRR, 5 mV max input offset voltage, and 0.2 µA max bias current for precision signal conditioning. Available from authorized distributors with worldwide shipping.
- Manufacturer
- STMicroelectronics
- Package
- Small Outline Packages
- Pin Count
- 8
- Lifecycle
- ACTIVE
- Datasheet
- TSM103WIDT Datasheet PDF
- Category
- Integrated Circuit
- Price
- From $0.4400(MOQ 250)
- Temp Range
- -40.0°C to 105.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- Dual op-amp with integrated voltage reference in a compact SO-8 package
- 70 dB minimum CMRR with 85 dB typical for strong noise rejection in precision circuits
- Low 0.2 µA max input bias current enabling accurate high-impedance signal amplification
Applications
The TSM103WIDT is designed for precision analog signal conditioning applications such as battery-powered sensor interfaces and industrial measurement front-ends where low input bias current and stable reference voltage are critical. Its 70 dB minimum CMRR makes it well suited for differential signal amplification in noisy environments. The compact SO-8 footprint suits space-constrained designs in portable instruments and smart meters.
Specifications
| Factory Lead Time | 16Weeks |
| YTEOL | 5.27 |
| Amplifier Type | OPERATIONAL AMPLIFIER |
| Architecture | VOLTAGE-FEEDBACK |
| Average Bias Current-Max (IIB) | 0.2 µA |
| Bias Current-Max (IIB) @25C | 0.15 µA |
| Common-mode Reject Ratio-Min | 70dB |
| Common-mode Reject Ratio-Nom | 85dB |
| Frequency Compensation | YES |
| Input Offset Voltage-Max | 5000 µV |
| JESD-30 Code | R-PDSO-G8 |
| JESD-609 Code | e3 |
| Low-Bias | NO |
| Low-Offset | NO |
| Micropower | NO |
| Number of Functions | 8 |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | SOP8,.25 |
| Package Shape | RECTANGULAR |
| Package Style | SMALL OUTLINE |
| Packing Method | TR |
| Peak Reflow Temperature (Cel) | 260 |
| Power | NO |
| Programmable Power | NO |
| Qualification Status | Not Qualified |
| Slew Rate-Min | 0.2V/us |
| Slew Rate-Nom | 0.4V/us |
| Supply Current-Max | 2mA |
| Supply Voltage Limit-Max | 36V |
| Supply Voltage-Nom (Vsup) | 5V |
| Surface Mount | YES |
| Technology | BIPOLAR |
| Temperature Grade | INDUSTRIAL |
| Terminal Finish | Matte Tin (Sn) - annealed |
| Terminal Form | GULL WING |
| Terminal Pitch | 1.27mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Unity Gain BW-Nom | 900 |
| Voltage Gain-Min | 25000 |
| Wideband | NO |
| Package | Small Outline Packages |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| Moisture Sensitivity Level | MSL 1 |
| ECCN | EAR99 |
| HTS Code | 8542.33.00.01 |
| Country of Origin | Morocco |
Alternate & Equivalent Parts
Compatible alternatives and drop-in replacements for TSM103WIDT:
Frequently Asked Questions
What is the input bias current specification of the TSM103WIDT, and why does it matter for high-impedance sensor interfaces?
The TSM103WIDT specifies a maximum input bias current of 0.2 µA at 25°C, with a typical value of 0.15 µA. Such low bias current minimizes voltage error across high-impedance source resistances, making the device suitable for interfacing with resistive sensors above 100 kΩ without introducing significant offset errors.
How does the CMRR performance of the TSM103WIDT benefit industrial differential measurement designs?
With a minimum CMRR of 70 dB and a nominal 85 dB, the TSM103WIDT strongly rejects common-mode noise present on both input lines simultaneously. In 4-20 mA industrial loops or bridge sensor readouts operating at 5 V, this level of rejection ensures that 50 Hz or 60 Hz interference does not corrupt the differential measurement signal.
When is the TSM103WIDT in an SO-8 package a practical choice compared to larger dual op-amp packages?
The SO-8 package occupies roughly 5 mm × 4 mm of board space, which is significantly smaller than DIP-8 alternatives while still providing 8 accessible pins for dual-amplifier and reference connections. This makes TSM103WIDT a practical choice for compact PCB designs where a 16-week factory lead time is acceptable and space below 20 mm² is a hard constraint.
Related Guides
1206 100 uF MLCC Design Guide for Compact Bulk Decoupling
Design guidance for applying CL31A107MQHNNNE and related 1206 MLCCs in compact bulk decoupling networks.
Jul 3, 2026
0402 10 nF MLCC Design Guide for High-Speed Decoupling
Practical design guidance for using CL05B103KB5NNNC and related 0402 MLCCs in high-speed decoupling networks.
Jul 3, 2026
CL31A107MQHNNNE 1206 100 uF MLCC Selection Guide
How to choose CL31A107MQHNNNE and related 1206 MLCCs for low-voltage bulk capacitance and regulator stability.
Jul 2, 2026
CL05B103KB5NNNC 0402 10 nF X7R MLCC Selection Guide
How to choose CL05B103KB5NNNC and related 0402 MLCCs for bypassing, filtering, voltage derating, and sourcing.
Jul 2, 2026
Why Buy from FindMyChip
About STMicroelectronics
STMicroelectronics is a global semiconductor leader serving customers across the spectrum of electronics applications. ST's products are found in a wide range of applications including automotive, industrial, personal electronics, and communications.
| Qty. | Unit Price | Ext. Price |
|---|---|---|
| 250+ | $0.6467 | $161.68 |
| 500+ | $0.6206 | $310.29 |
| 1000+ | $0.6076 | $607.56 |
| 2500+ | $0.4550 | $1137.50 |
| 5000+ | $0.4500 | $2250.00 |
| 7500+ | $0.4400 | $3300.00 |
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“Response time is incredible — usually under 4 hours. They understand that production lines can't wait.”