SN75LVDS85DGGR Texas Instruments Integrated Circuit (Small Outline Packages) In Stock
SN75LVDS85DGGR is a FlatLink LVDS transmitter IC from Texas Instruments compliant with EIA-644, integrating 4 differential output channels in a 48-pin TSSOP package. Designed for high-speed flat-panel display links transmitting parallel pixel data over low-voltage differential pairs. Available from stock with worldwide shipping.
- Manufacturer
- Texas Instruments
- Package
- Small Outline Packages
- Pin Count
- 48
- Lifecycle
- OBSOLETE
- Datasheet
- SN75LVDS85DGGR Datasheet PDF
- Category
- Integrated Circuit
- Temp Range
- ?°C to 70.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- EIA-644 compliant LVDS line driver with 4 differential output channels transmits high-speed pixel data with low EMI and noise immunity
- FlatLink architecture serializes parallel RGB display data for transmission over a thin cable with fewer conductors than parallel CMOS interfaces
- 48-pin TSSOP (R-PDSO-G48) package integrates all transmitter logic in a compact footprint suitable for laptop and monitor mainboard designs
Applications
The SN75LVDS85DGGR is used in flat-panel display interface systems to transmit pixel data from a graphics controller or TCON to an LCD panel over LVDS differential pairs. Its FlatLink serialization reduces the cable harness from 30+ parallel lines to just 4 differential pairs, enabling thinner and lighter laptop and monitor designs. It is also used in industrial HMI displays and embedded computing modules requiring LVDS video output compliant with EIA-644.
Specifications
| Pbfree Code | No |
| YTEOL | 0 |
| Differential Output | YES |
| Driver Number of Bits | 4 |
| Input Characteristics | STANDARD |
| Interface IC Type | LINE DRIVER |
| Interface Standard | EIA-644 |
| JESD-30 Code | R-PDSO-G48 |
| Number of Functions | 1 |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | TSSOP48,.3,20 |
| Package Shape | RECTANGULAR |
| Package Style | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH |
| Peak Reflow Temperature (Cel) | NOT SPECIFIED |
| Qualification Status | Not Qualified |
| Supply Current-Max | 100mA |
| Supply Voltage-Max | 3.6V |
| Supply Voltage-Min | 3V |
| Supply Voltage-Nom | 3.3V |
| Surface Mount | YES |
| Technology | CMOS |
| Temperature Grade | COMMERCIAL |
| Terminal Form | GULL WING |
| Terminal Pitch | 0.5mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
| Package | Small Outline Packages |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| ECCN | EAR99 |
| HTS Code | 8542.39.00.60 |
Alternate & Equivalent Parts
Compatible alternatives and drop-in replacements for SN75LVDS85DGGR:
Frequently Asked Questions
How many differential pairs does SN75LVDS85DGGR use to transmit display data, and at what bit rate?
The SN75LVDS85DGGR uses 4 differential output pairs to transmit serialized display pixel data. The FlatLink architecture serializes up to 28 bits of parallel data across these 4 pairs, achieving bit rates in the hundreds of Mbps per lane as required by SVGA and XGA flat-panel display standards. This dramatically reduces interconnect from 28+ parallel wires to 4 differential pairs plus a clock pair.
Is SN75LVDS85DGGR compatible with TFT LCD panel interfaces in an embedded industrial HMI with a 10.4-inch display?
Yes. The SN75LVDS85DGGR is compliant with EIA-644 LVDS signaling, which is the standard interface used by most 10.4-inch and larger TFT LCD panels in industrial HMI applications. Its 4 differential output channels support the standard FlatLink protocol used by display manufacturers, and the 48-pin TSSOP package integrates cleanly onto an HMI mainboard with a matched SN75LVDS86 receiver at the panel end.
What are the signal integrity advantages of using SN75LVDS85DGGR over a parallel CMOS display interface at 65 MHz pixel clock?
LVDS differential signaling used in SN75LVDS85DGGR swings only 350 mV differentially compared to 3.3 V single-ended CMOS, reducing radiated EMI by 10–15 dB at 65 MHz pixel clocks. The differential nature also cancels common-mode noise on PCB traces and cables up to 1 meter, making it far more robust than parallel CMOS over connectors in electrically noisy industrial and consumer display environments.
Related Guides
CL31A107MQHNNNE 1206 100 uF MLCC Selection Guide
How to choose CL31A107MQHNNNE and related 1206 MLCCs for low-voltage bulk capacitance and regulator stability.
Jul 2, 2026
CL05B103KB5NNNC 0402 10 nF X7R MLCC Selection Guide
How to choose CL05B103KB5NNNC and related 0402 MLCCs for bypassing, filtering, voltage derating, and sourcing.
Jul 2, 2026
ADAQ7768-1 Design Guide for Precision Vibration and Dynamic Signal Measurement
Design ADAQ7768-1 precision data acquisition channels for vibration and dynamic sensing with the right bandwidth, reference, clock, and layout choices.
Jun 30, 2026
AD5204BRZ10 Design Guide for SPI-Controlled Gain and Offset Calibration
Design AD5204BRZ10 digital potentiometer calibration loops with bounded trim span, safe wiper current, clean SPI routing, and reliable startup codes.
Jun 30, 2026
Why Buy from FindMyChip
About Texas Instruments
Texas Instruments (TI) is a global semiconductor company headquartered in Dallas, Texas. TI designs and manufactures analog and embedded processing chips used in industrial, automotive, consumer, communications, and enterprise systems.
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“Their engineering team helped us find a pin-compatible alternative when our original MCU went EOL.”