SN7472N3 Texas Instruments Integrated Circuit (Dual-In-Line Packages) In Stock
The SN7472N3 is an AND-gated J-K master-slave flip-flop with preset and clear from Texas Instruments, featuring 3 J and 3 K AND-gated inputs with complementary outputs. It operates over the commercial 0 to 70 degrees C temperature range in a 14-pin PDIP package. Available from stock worldwide with competitive pricing for TTL logic designs.
- Manufacturer
- Texas Instruments
- Package
- Dual-In-Line Packages
- Pin Count
- 14
- Lifecycle
- OBSOLETE
- Datasheet
- SN7472N3 Datasheet PDF
- Category
- Integrated Circuit
- Temp Range
- ?°C to 70.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- AND-gated J-K master-slave architecture with 3 J and 3 K inputs provides built-in logic gating, reducing external gate count in sequential logic and counter designs
- Complementary Q and Q-bar outputs allow direct connection to both positive and negative logic circuits without additional inverters
- Preset and clear asynchronous inputs enable immediate state initialization independent of clock, essential for system reset and synchronization circuits
Applications
The SN7472N3 is used in classic TTL sequential logic designs including counters, shift registers, and state machine implementations where master-slave operation prevents output glitches during clock transitions. Its AND-gated inputs allow multiple logic conditions to be combined internally, making it suitable for synchronous control circuits in industrial automation, test equipment, and legacy digital systems. The device is also popular for educational and hobbyist projects that use standard 7400-series TTL logic.
Specifications
| Pbfree Code | No |
| YTEOL | 0 |
| Additional Feature | WITH MASTER SLAVE OPERATION; 3 J & 3 K INPUTS ANDED |
| Family | 7472 |
| JESD-30 Code | R-PDIP-T14 |
| Logic IC Type | J-K FLIP-FLOP |
| Number of Bits | 2 |
| Number of Functions | 1 |
| Output Polarity | COMPLEMENTARY |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | DIP14,.3 |
| Package Shape | RECTANGULAR |
| Package Style | IN-LINE |
| Peak Reflow Temperature (Cel) | NOT SPECIFIED |
| Propagation Delay (tpd) | 40ns |
| Qualification Status | Not Qualified |
| Supply Voltage-Max (Vsup) | 5.25V |
| Supply Voltage-Min (Vsup) | 4.75V |
| Supply Voltage-Nom (Vsup) | 5V |
| Surface Mount | NO |
| Technology | TTL |
| Temperature Grade | COMMERCIAL |
| Terminal Form | THROUGH-HOLE |
| Terminal Pitch | 2.54mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
| Trigger Type | NEGATIVE EDGE |
| fmax-Min | 15MHz |
| Package | Dual-In-Line Packages |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| HTS Code | 8542.39.00.60 |
Alternate & Equivalent Parts
No known alternates. Submit an RFQ and our team can suggest alternatives.
Frequently Asked Questions
What is the input gating structure of the SN7472N3?
The SN7472N3 features AND-gated inputs with 3 J inputs and 3 K inputs, all internally ANDed together. This means all three J inputs must be high for the J function to be active, and all three K inputs must be high for the K function to be active, enabling complex logic conditions without external gates.
What is the operating temperature range of the SN7472N3?
The SN7472N3 operates over the commercial temperature range of 0 to 70 degrees Celsius, making it suitable for indoor and benign environment applications such as office equipment, consumer electronics, and laboratory instruments.
What package does the SN7472N3 use?
The SN7472N3 is available in a 14-pin Plastic Dual In-Line Package (PDIP), designated R-PDIP-T14 per JESD-30. The through-hole DIP package is easy to breadboard and hand-solder, making it popular for prototyping and educational applications.
What does master-slave operation mean in the SN7472N3?
In the SN7472N3, master-slave operation means the device uses two cascaded flip-flop stages internally: the master captures input data on the rising clock edge and the slave transfers it to the output on the falling clock edge. This prevents output glitches and race conditions common in simple level-triggered designs.
Related Guides
CDCE913PWR Programmable Clock Synthesizer Design Guide
Complete design guide for the CDCE913PWR clock synthesizer: VCO range, I2C programming, decoupling, and layout best practices for embedded systems.
May 22, 2026
OPA4277MDTEP Precision Quad Op-Amp Selection Guide: How to Choose the Right Variant
How to choose the right OPA4277 quad precision op-amp variant—OPA4277MDTEP vs UA—covering offset voltage, CMRR, supply range, and temperature grade.
May 22, 2026
SN74LVC14APWR Hex Schmitt-Trigger Inverter: Application Note and Design Guide
Complete design guide for the SN74LVC14APWR hex Schmitt-trigger inverter: thresholds, decoupling, oscillator design, package selection, and common pitfalls.
May 21, 2026
TPS62841DGRR Buck Converter Selection Guide: Ultra-Low 60 nA IQ for Battery-Powered IoT
How to choose the right TPS62841 variant for IoT, wearables, and wireless sensors: quiescent current, voltage range, package, and application examples.
May 21, 2026
Why Buy from FindMyChip
About Texas Instruments
Texas Instruments (TI) is a global semiconductor company headquartered in Dallas, Texas. TI designs and manufactures analog and embedded processing chips used in industrial, automotive, consumer, communications, and enterprise systems.
More from Texas Instruments
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“Their engineering team helped us find a pin-compatible alternative when our original MCU went EOL.”