LTC6957IDD-1#PBF Analog Devices Integrated Circuit (Small Outline No-lead) In Stock
The LTC6957IDD-1#PBF is a low-phase-noise dual-output LVPECL clock buffer and logic converter from Analog Devices with differential input conditioning and 2 matched outputs. It operates over a wide frequency range with sub-picosecond additive jitter in a 12-pin DFN package. Available from stock with worldwide shipping.
- Manufacturer
- Analog Devices
- Package
- Small Outline No-lead
- Pin Count
- 12
- Lifecycle
- OBSOLETE
- Datasheet
- LTC6957IDD-1#PBF Datasheet PDF
- Category
- Integrated Circuit
- Price
- From $4.5000(MOQ 1)
- Temp Range
- -40.0°C to 85.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- Dual LVPECL outputs with ultra-low additive phase noise enabling high-integrity clock distribution in RF and data-converter systems
- Differential input conditioning accepts LVPECL, LVDS, or sine-wave clock sources, providing versatile signal-level conversion in a single IC
- 12-pin DFN package with matched propagation delays on both outputs minimizing clock skew below 50 ps in dual-channel clock trees
Applications
The LTC6957IDD-1#PBF is designed for high-performance clock distribution networks in communications, test-and-measurement, and data-converter systems where additive jitter must remain below 100 fs RMS. It converts differential or single-ended clock inputs to dual LVPECL outputs, making it suitable for driving high-speed ADC and DAC sample clocks simultaneously. The device is also used in FPGA reference-clock fanout buffers and frequency synthesizer output stages where phase noise preservation is critical.
Specifications
| Pbfree Code | No |
| Manufacturer Package Code | 05-08-1725 |
| YTEOL | 0 |
| Family | 6957 |
| Input Conditioning | DIFFERENTIAL |
| JESD-30 Code | S-PDSO-N12 |
| JESD-609 Code | e3 |
| Logic IC Type | LOW SKEW CLOCK DRIVER |
| Number of Functions | 1 |
| Number of True Outputs | 2 |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | SOLCC12,.12,18 |
| Package Shape | SQUARE |
| Package Style | SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE |
| Peak Reflow Temperature (Cel) | 260 |
| Power Supply Current-Max (ICC) | 22mA |
| Prop. Delay@Nom-Sup | 4ns |
| Propagation Delay (tpd) | 4ns |
| Same Edge Skew-Max (tskwd) | 0.03ns |
| Supply Voltage-Max (Vsup) | 3.45V |
| Supply Voltage-Min (Vsup) | 3.15V |
| Supply Voltage-Nom (Vsup) | 3.3V |
| Surface Mount | YES |
| Technology | CMOS |
| Terminal Finish | Matte Tin (Sn) |
| Terminal Form | NO LEAD |
| Terminal Pitch | 0.45mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Package | Small Outline No-lead |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| Moisture Sensitivity Level | MSL 1 |
| ECCN | EAR99 |
| HTS Code | 8542.39.00.01 |
| Country of Origin | Thailand |
Alternate & Equivalent Parts
No known alternates. Submit an RFQ and our team can suggest alternatives.
Frequently Asked Questions
What output logic standard does LTC6957IDD-1#PBF use and how does it benefit high-speed data-converter clocking?
The LTC6957IDD-1#PBF provides 2 LVPECL differential outputs. LVPECL's fast edge rates and low-impedance drive help minimize additive jitter below 100 fs RMS when distributing sample clocks to 12-bit to 16-bit ADCs operating at 500 MHz to 3 GHz, preserving SNR in high-dynamic-range digitizer designs.
Which input signal types does LTC6957IDD-1#PBF accept and how does differential input conditioning reduce noise sensitivity?
Its differential input conditioning accepts LVPECL, LVDS, HCSL, and sine-wave inputs with amplitudes down to a few hundred millivolts. By using a differential front end, the device rejects common-mode noise and power-supply coupling that would degrade phase noise in single-ended clock buffer designs.
How does the matched dual-output architecture of LTC6957IDD-1#PBF help when driving two separate ADC channels from one reference clock?
The 2 LVPECL outputs are internally matched to within 50 ps of propagation delay, ensuring both ADC channels receive clock edges at nearly identical times. This tight output-to-output skew prevents aperture mismatch between channels in dual-ADC interleaved sampling systems operating above 1 GHz.
Related Guides
How to Choose a 3528 SMD Indicator LED for Blue Status Lighting: Selection Guide
A practical 3528 SMD indicator LED selection guide using 150141BS73100 and related Wurth 150141 variants for blue status lighting.
Jul 5, 2026
BAS70KFILM Design Guide for Low-Leakage Signal Clamping and RF Detector Inputs
Practical BAS70KFILM design guidance for signal clamps, RF detector inputs, leakage control, capacitance, layout, and sourcing alternatives.
Jul 5, 2026
How to Choose a BAS70 Schottky Diode for Signal Clamping: Selection Guide
A practical BAS70KFILM and BAS70-family Schottky diode selection guide for signal clamping, RF detection, leakage, and topology choices.
Jul 4, 2026
AMC1202DWVR Design Guide for Isolated Current Sensing
Practical AMC1202DWVR design guide covering shunt sizing, isolation layout, input filtering, ADC scaling, and sourcing choices.
Jul 4, 2026
Why Buy from FindMyChip
About Analog Devices
Analog Devices (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing integrated circuits used in virtually all types of electronic equipment.
More from Analog Devices
| Qty. | Unit Price | Ext. Price |
|---|---|---|
| 1+ | $6.3200 | $6.32 |
| 1000+ | $4.5000 | $4500.00 |
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“The anti-counterfeit verification gave us confidence we'd never had with other China suppliers.”