LTC6400IUD-20#PBF Analog Devices Integrated Circuit (Quad Flat No-Lead) In Stock
The LTC6400IUD-20#PBF is a 3 GHz low-noise, low-distortion differential amplifier from Analog Devices with 20 dB fixed gain, 65 dB CMRR, and a 2 mV maximum input offset voltage. It is packaged in a 16-pin QFN for RF and ADC driver applications. Available from stock with worldwide shipping.
- Manufacturer
- Analog Devices
- Package
- Quad Flat No-Lead
- Pin Count
- 16
- Lifecycle
- OBSOLETE
- Datasheet
- LTC6400IUD-20#PBF Datasheet PDF
- Category
- Integrated Circuit
- Temp Range
- -40.0°C to 85.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- 3 GHz bandwidth for wideband RF and IF signal amplification
- Fixed 20 dB gain with low-noise differential topology
- 65 dB common-mode rejection ratio for balanced signal integrity
- 2 mV maximum input offset voltage for precision ADC driving
- 16-pin QFN package for compact RF front-end PCB layouts
- Optimized for driving high-speed ADC inputs up to 3 GHz
Applications
The LTC6400IUD-20#PBF serves as an ADC driver and IF amplifier in software-defined radios, base station receivers, and high-speed data acquisition systems requiring 3 GHz bandwidth with low distortion. Its 20 dB fixed gain and differential architecture reduce noise figure and reject common-mode interference on the analog signal path. The compact QFN-16 package integrates into high-density RF front-end modules next to wideband ADCs and frequency mixers.
Specifications
| Pbfree Code | No |
| Manufacturer Package Code | 05-08-1691 |
| YTEOL | 0 |
| Amplifier Type | OPERATIONAL AMPLIFIER |
| Common-mode Reject Ratio-Nom | 65dB |
| Input Offset Voltage-Max | 2000 µ V |
| JESD-30 Code | S-PQCC-N16 |
| JESD-609 Code | e3 |
| Number of Functions | 1 |
| Package Body Material | PLASTIC/EPOXY |
| Package Shape | SQUARE |
| Package Style | CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE |
| Peak Reflow Temperature (Cel) | 260 |
| Qualification Status | Not Qualified |
| Slew Rate-Nom | 0.0045V/us |
| Supply Voltage Limit-Max | 3.6V |
| Supply Voltage-Nom (Vsup) | 3V |
| Surface Mount | YES |
| Technology | CMOS |
| Temperature Grade | INDUSTRIAL |
| Terminal Finish | Matte Tin (Sn) |
| Terminal Form | NO LEAD |
| Terminal Pitch | 0.5mm |
| Terminal Position | QUAD |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Package | Quad Flat No-Lead |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| Moisture Sensitivity Level | MSL 1 |
| ECCN | EAR99 |
| HTS Code | 8542.39.00.01 |
| Country of Origin | Malaysia |
Alternate & Equivalent Parts
No known alternates. Submit an RFQ and our team can suggest alternatives.
Frequently Asked Questions
What is the bandwidth of the LTC6400IUD-20#PBF and which frequency bands does that enable it to amplify?
The LTC6400IUD-20#PBF provides 3 GHz of bandwidth at 20 dB gain, covering LTE and 5G sub-6 GHz IF bands, Wi-Fi 2.4 GHz and 5 GHz channels, and wideband IF stages from DC to 3 GHz. This makes it suitable as a gain stage or ADC driver in software-defined radios, spectrum analyzers, and broadband test instruments where signal fidelity must be maintained across multiple decades of frequency.
How does the 65 dB CMRR of the LTC6400IUD-20#PBF benefit differential ADC driver designs in noisy environments?
A common-mode rejection ratio of 65 dB means the LTC6400IUD-20#PBF attenuates common-mode interference—such as power-supply noise and ground bounce—by a factor of over 1700 relative to the differential signal. In a PCB environment with 100 mV peak power-rail ripple, 65 dB CMRR keeps the residual common-mode error at the ADC input below 56 µV, well within the 2 mV offset voltage spec, preserving ADC dynamic range.
For a wideband ADC front end, why might the fixed 20 dB gain of the LTC6400IUD-20#PBF be preferable to a variable-gain amplifier?
Fixed-gain amplifiers like the LTC6400IUD-20#PBF maintain consistent noise figure, phase linearity, and 3 GHz bandwidth without the gain-dependent group-delay variation common in variable-gain designs. At 20 dB fixed gain, the noise contribution is well-characterized, allowing system designers to budget SNR directly for ADC inputs requiring a 2 mV offset voltage limit and 65 dB CMRR without iterative gain-calibration routines.
Related Guides
1206 100 uF MLCC Design Guide for Compact Bulk Decoupling
Design guidance for applying CL31A107MQHNNNE and related 1206 MLCCs in compact bulk decoupling networks.
Jul 3, 2026
0402 10 nF MLCC Design Guide for High-Speed Decoupling
Practical design guidance for using CL05B103KB5NNNC and related 0402 MLCCs in high-speed decoupling networks.
Jul 3, 2026
CL31A107MQHNNNE 1206 100 uF MLCC Selection Guide
How to choose CL31A107MQHNNNE and related 1206 MLCCs for low-voltage bulk capacitance and regulator stability.
Jul 2, 2026
CL05B103KB5NNNC 0402 10 nF X7R MLCC Selection Guide
How to choose CL05B103KB5NNNC and related 0402 MLCCs for bypassing, filtering, voltage derating, and sourcing.
Jul 2, 2026
Why Buy from FindMyChip
About Analog Devices
Analog Devices (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing integrated circuits used in virtually all types of electronic equipment.
More from Analog Devices
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“The anti-counterfeit verification gave us confidence we'd never had with other China suppliers.”