CD4043BDG4 Texas Instruments Integrated Circuit (Small Outline Packages) In Stock
The CD4043BDG4 is a quad 3-state R-S latch from Texas Instruments in the CMOS 4000 logic family with four independent SR-type latches sharing a common 3-state output enable. It comes in a 16-pin SOIC package and operates across a wide supply range for bus interfacing. Available from stock with worldwide shipping.
- Manufacturer
- Texas Instruments
- Package
- Small Outline Packages
- Pin Count
- 16
- Lifecycle
- OBSOLETE
- Datasheet
- CD4043BDG4 Datasheet PDF
- Category
- Integrated Circuit
- Temp Range
- -55.0°C to 125.0°C
- RoHS
- Compliant
- Lead Time
- 3–7 business days
- Shipping
- DHL Express · Worldwide
Key Features
- 4-channel SR-type latch with independent Set and Reset inputs
- 3-state outputs for direct bus connection and multiplexed data lines
- CMOS 4000 family operating from 3 V to 18 V supply voltage
- 16-pin SOIC package with 50 pF rated load capacitance
- 4.2 mA output sink current for driving TTL-compatible loads
- Common Output Enable pin controls all 4 outputs simultaneously
Applications
The CD4043BDG4 is used in bus-oriented data storage, keyboard encoders, and multiplexed display systems requiring four independently settable latches with 3-state bus capability. Its wide 3 V to 18 V CMOS supply range makes it compatible with both legacy 12 V industrial logic and modern 3.3 V microcontroller systems. The common output-enable pin simplifies bus arbitration in multi-master systems, reducing external glue logic requirements.
Specifications
| YTEOL | 0 |
| Family | 4000/14000/40000 |
| JESD-30 Code | R-PDSO-G16 |
| JESD-609 Code | e4 |
| Load Capacitance (CL) | 50pF |
| Logic IC Type | R-S LATCH |
| Max I(ol) | 0.004200000000000001A |
| Number of Bits | 4 |
| Number of Functions | 1 |
| Output Characteristics | 3-STATE |
| Output Polarity | TRUE |
| Package Body Material | PLASTIC/EPOXY |
| Package Equivalence Code | SOP16,.25 |
| Package Shape | RECTANGULAR |
| Package Style | SMALL OUTLINE |
| Packing Method | TUBE |
| Peak Reflow Temperature (Cel) | 260 |
| Power Supply Current-Max (ICC) | 0.6mA |
| Prop. Delay@Nom-Sup | 300ns |
| Propagation Delay (tpd) | 300ns |
| Qualification Status | Not Qualified |
| Supply Voltage-Max (Vsup) | 18V |
| Supply Voltage-Min (Vsup) | 3V |
| Supply Voltage-Nom (Vsup) | 5V |
| Surface Mount | YES |
| Technology | CMOS |
| Temperature Grade | MILITARY |
| Terminal Finish | NICKEL PALLADIUM GOLD |
| Terminal Form | GULL WING |
| Terminal Pitch | 1.27mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | 30 |
| Trigger Type | HIGH LEVEL |
| Package | Small Outline Packages |
Compliance & Regulatory
| RoHS Status | Compliant |
| Lead-Free | Yes (Pb-Free) |
| Moisture Sensitivity Level | MSL 1 |
| HTS Code | 8542.39.00.60 |
Alternate & Equivalent Parts
No known alternates. Submit an RFQ and our team can suggest alternatives.
Frequently Asked Questions
What supply voltage range does the CD4043BDG4 support and how does it interface with 3.3 V microcontrollers?
The CD4043BDG4 operates from 3 V to 18 V supply voltage as part of the CMOS 4000 logic family. When powered at 3.3 V, its output voltage levels are fully compatible with 3.3 V microcontroller I/O pins, enabling direct connection without level-shifting. At 5 V the outputs meet TTL input thresholds, accommodating mixed 3.3 V and 5 V board designs.
How does the 3-state output enable of the CD4043BDG4 work in a shared-bus architecture with multiple drivers?
The CD4043BDG4 has a single Output Enable (OE) pin that simultaneously places all 4 latch outputs into a high-impedance 3-state condition when deasserted. This allows multiple CD4043 devices to connect their outputs to a common 4-bit bus, with only one device active at a time. Each device can sink up to 4.2 mA when enabled, and the 50 pF load capacitance rating supports standard PCB trace lengths.
How do the SR latch inputs of the CD4043BDG4 differ from a D-type latch and when is the SR topology preferable?
Each latch in the CD4043BDG4 uses independent Set (S) and Reset (R) inputs rather than a single D input and clock, allowing asynchronous one-wire assertion to latch a state without a clock edge. This SR topology is preferable in keyboard matrix decoders, alarm latch circuits, and event-capture systems where the input signal itself acts as both the data and the clock, reducing 2-wire overhead and enabling 4.2 mA latched outputs for direct LED status indicators.
Related Guides
How to Choose a 3528 SMD Indicator LED for Blue Status Lighting: Selection Guide
A practical 3528 SMD indicator LED selection guide using 150141BS73100 and related Wurth 150141 variants for blue status lighting.
Jul 5, 2026
BAS70KFILM Design Guide for Low-Leakage Signal Clamping and RF Detector Inputs
Practical BAS70KFILM design guidance for signal clamps, RF detector inputs, leakage control, capacitance, layout, and sourcing alternatives.
Jul 5, 2026
How to Choose a BAS70 Schottky Diode for Signal Clamping: Selection Guide
A practical BAS70KFILM and BAS70-family Schottky diode selection guide for signal clamping, RF detection, leakage, and topology choices.
Jul 4, 2026
AMC1202DWVR Design Guide for Isolated Current Sensing
Practical AMC1202DWVR design guide covering shunt sizing, isolation layout, input filtering, ADC scaling, and sourcing choices.
Jul 4, 2026
Why Buy from FindMyChip
About Texas Instruments
Texas Instruments (TI) is a global semiconductor company headquartered in Dallas, Texas. TI designs and manufactures analog and embedded processing chips used in industrial, automotive, consumer, communications, and enterprise systems.
In Stock · 24h Response · Worldwide Shipping
Response within 24 hours · Worldwide shipping
“We've been using FindMyChip for 2 years. Pricing is consistently 20-30% below Mouser/DigiKey for volume orders.”