LMV932MM Dual Low-Voltage CMOS Op-Amp: Application Design Guide

Bottom Line: The LMV932MM is a dual rail-to-rail CMOS op-amp optimized for single-supply systems from 1.8 V to 5.5 V. Its 35 nA quiescent current per amplifier makes it the right choice for battery-powered sensors, wearables, and IoT nodes. Three design imperatives drive success with this part: (1) keep input common-mode voltage within the rail-to-rail range and verify output swing headroom at your load current, (2) add a 100 nF ceramic bypass capacitor within 5 mm of each VDD pin to prevent oscillation caused by PCB parasitic inductance, and (3) limit gain-bandwidth to the 1.5 MHz specification — driving capacitive loads above 100 pF without a series resistor will cause phase-margin degradation. Get these right and the LMV932MM delivers precision RRIO performance in an 8-VSSOP footprint.

Overview of the LMV932MM

The LMV932MM is a dual low-voltage, rail-to-rail input/output (RRIO) CMOS operational amplifier housed in an 8-pin VSSOP package. It is manufactured by Texas Instruments and targets portable, battery-powered applications where supply headroom is scarce. Operating from a supply range of 1.8 V to 5.5 V, the device draws only 35 nA typical quiescent current per amplifier channel — roughly 100× less than a general-purpose LM358. The gain-bandwidth product (GBW) is 1.5 MHz, and the input offset voltage is specified at ±1 mV maximum for the industrial-grade version. These characteristics make it well-suited for signal conditioning in wearable health monitors, portable measurement instruments, remote IoT sensor nodes, and energy-harvesting circuits.

The LMV932MM is the dual-channel variant of the LMV9xx family. Its quad counterpart, the LMV934, integrates four amplifiers in a single 14-pin SOIC, sharing identical electrical specifications per channel. When board area is at a premium and two amplifiers suffice, the 8-VSSOP LMV932MM consumes 35% less PCB real estate than a dual SOIC package.

Design Consideration 1: Supply Voltage and Bypass Decoupling

Stable power delivery is the single most important foundation for low-voltage op-amp performance. The LMV932MM's CMOS input stage is highly sensitive to high-frequency noise on VDD; even 50 mV of transient ripple can raise the noise floor by 10–20 dB and cause output instability. Place a 100 nF X5R ceramic capacitor (0402 or 0603) within 5 mm of the VDD pin, with its return path directly to the GND plane via a short via — not routed through a shared power trace. A secondary 10 µF tantalum or polymer bulk capacitor further 2–5 cm away handles lower-frequency droop during burst operation. According to TI Application Report SLVA051, the bypass capacitor placement matters more than its value for CMOS amplifiers above 100 kHz.

Do not power the LMV932MM from an unregulated boost or buck converter output directly. Switching regulators introduce periodic noise at their switching frequency (typically 100 kHz–2 MHz), which falls within the amplifier's GBW. A post-regulation LC filter or an LDO with >40 dB PSRR at the switching frequency should be placed between the switching regulator and the op-amp supply rail.

Design Consideration 2: Rail-to-Rail Input and Output Swing Limits

"Rail-to-rail" is a specification, not an absolute guarantee. The LMV932MM's input common-mode range extends from VSS − 0.1 V to VDD − 1.35 V (typical at 25 °C, 1.8 V supply). At higher supply voltages the upper limit relaxes, but engineers must verify against the worst-case supply and temperature corner in their application. Exceeding the common-mode range causes phase reversal — the output latches to the opposite rail rather than tracking the input — a failure mode specified per JEDEC JESD78 latch-up standards.

Output swing headroom depends on load current. At 1 mA load, the LMV932MM output typically reaches within 100 mV of each rail. At 5 mA load, the headroom increases to approximately 250 mV. For ADC-driving applications where full-scale voltage accuracy matters, limit the output current to under 500 µA and verify the output swing specification at the datasheet's worst-case VDD and temperature corner (TI SNOSB06, Table 6.7).

Design Consideration 3: Gain-Bandwidth and Stability

The LMV932MM has a unity-gain bandwidth of 1.5 MHz and a typical slew rate of 0.9 V/µs at 3 V. These values limit the usable closed-loop signal bandwidth. For a non-inverting gain of 10 V/V, the −3 dB closed-loop bandwidth is 1.5 MHz / 10 = 150 kHz. Engineers designing signal chains for 100 kHz sensors should keep closed-loop gain ≤ 10 V/V to preserve at least 1.5× bandwidth margin. Exceeding available GBW produces gain roll-off that appears as a first-order low-pass filter in the signal path, which may not be immediately obvious during bench testing at low frequencies.

Capacitive loading is the most common cause of oscillation with CMOS RRIO amplifiers. A load capacitance of 100 pF degrades phase margin from approximately 60° (unloaded) to roughly 35° (per TI SNOSB06 simulation data), approaching instability. The standard mitigation is a series "snubber" resistor RS between the op-amp output pin and the capacitive load. A value of RS = 100 Ω to 470 Ω provides sufficient isolation. If the load is an ADC input pin (typically 10–20 pF), RS = 100 Ω is usually sufficient with no measurable impact on settling time at conversion rates below 1 MSPS.

Design Consideration 4: Noise Budget and EMI Immunity

The LMV932MM specifies input voltage noise density at 39 nV/√Hz at 1 kHz (typical). For a 10 kHz signal bandwidth, the integrated input-referred noise is approximately 39 × √10,000 ≈ 3.9 µV RMS — well below the 1 mV offset budget in most sensor-conditioning designs. However, 1/f noise rises steeply below 100 Hz; the corner frequency is approximately 1 kHz for this device class. Applications measuring DC to 10 Hz physiological signals (ECG, strain gauge) should consider auto-zeroing alternatives such as the OPA2369AIDGKR (700 nA zero-crossover RRIO) if offset drift dominates the noise budget.

PCB layout for low-noise performance requires a solid ground plane with no slot beneath the amplifier. Input traces carrying high-impedance signals (> 100 kΩ source) should be guarded by a driven shield trace tied to the non-inverting input potential. This technique, described in TI Application Report SNOA923, reduces the effect of PCB surface leakage currents on the input bias current specification.

Recommended Solutions

Solution 1: Single-Supply Sensor Amplifier (1.8 V to 3.3 V)

This is the primary use case for the LMV932MM. Configure Channel A as a non-inverting amplifier with a gain of 11 V/V (10 kΩ + 1 kΩ feedback network) biased at mid-supply via a resistor divider from VDD. Channel B buffers the reference voltage for the ADC. The 35 nA quiescent current per channel allows a 10 µAh coin cell to operate for over 100 hours in continuous mode.

Recommended parts: LMV932MM/NOPB, LMV932IDRG4 (SOIC-8 for prototyping)

Parameter	Value
Supply range	1.8 V – 3.3 V
Gain	11 V/V
−3 dB BW	~136 kHz
Quiescent current (both channels)	~70 nA
Package	8-VSSOP

Pros: Ultra-low power, RRIO, small footprint. Cons: GBW limited to 1.5 MHz; not suitable for audio or high-frequency signal chains. Best for: IoT sensors, wearables, energy-harvesting nodes.

Solution 2: Four-Channel Low-Power Signal Chain (1.8 V to 5.5 V)

When four amplifier channels are needed (for example, a 4-sensor measurement node), the LMV934MA/NOPB consolidates all channels into a single 14-pin SOIC while maintaining identical per-channel specifications. This reduces component count and PCB routing complexity. The 14-SOIC footprint is also easier to hand-solder for prototype builds than 8-VSSOP.

Parameter	Value
Channels	4
Supply range	1.8 V – 5.5 V
GBW per channel	1.4 MHz
Quiescent current (all 4 channels)	~140 nA
Package	14-SOIC

Pros: Four channels in one package, same low-power spec. Cons: Larger footprint than VSSOP; thermal coupling between channels. Best for: Multi-sensor data acquisition boards, portable diagnostic instruments.

Solution 3: Ultra-Low-Quiescent Zero-Crossover Alternative

For applications where input common-mode range including the positive rail is critical, or where DC offset must be below 50 µV, the OPA2369AIDGKT (1.8 V, 700 nA, zero-crossover RRIO) provides zero-crossover distortion and a 1 µA maximum quiescent current per channel at the cost of a lower GBW (12 kHz). This part is optimal for electrochemical sensor interfaces and precision DC measurement where bandwidth is secondary to offset and noise.

Parameter	LMV932MM	OPA2369
VDD range	1.8–5.5 V	1.8–5.5 V
GBW	1.5 MHz	12 kHz
IQ per channel	35 nA	700 nA
Offset voltage	±1 mV max	±0.5 mV max
Zero-crossover	No	Yes

Best for: pH sensors, reference buffers, biosensors requiring sub-1 mV offset.

For sourcing any of the above, use FindMyChip /search to compare live inventory across 200+ verified distributors, or submit a quote request for bulk pricing.

Common Pitfalls and Troubleshooting

Pitfall 1: Missing Bypass Capacitor Causes Oscillation

Error: Omitting the VDD bypass capacitor or placing it more than 10 mm from the supply pin. Consequence: PCB parasitic inductance forms an LC tank with internal CMOS gate capacitance, causing MHz-range oscillation that appears as a continuous high-frequency tone on the output even with no input signal. Correct approach: Place a 100 nF X5R ceramic capacitor within 5 mm of VDD; verify placement with a 500 MHz oscilloscope probe on the supply pin before trusting the output.

Pitfall 2: Common-Mode Violation at the Input

Error: Driving the non-inverting input beyond VDD − 1.35 V on a 1.8 V supply (i.e., above 0.45 V from the positive rail). Consequence: Phase reversal: the output saturates to the wrong rail and does not recover until the input returns within range. This is silent and easily mistaken for a gain error. Correct approach: Add a Schottky clamp diode from each input to VDD (forward voltage 150–200 mV) and verify compliance using SPICE simulation before PCB layout.

Pitfall 3: Capacitive Load Without Series Resistor

Error: Driving ADC sample-and-hold capacitance (20–100 pF) directly from the op-amp output with no isolation. Consequence: Reduced phase margin leads to overshoot and ringing, corrupting ADC conversion results especially at full-scale transitions. Correct approach: Insert a 100 Ω to 220 Ω series resistor between the op-amp output and the ADC input pin. This adds a negligible pole at 1/(2π × 220 × 100 pF) ≈ 7.2 MHz, well above the 1.5 MHz GBW.

Pitfall 4: Floating Input Pin

Error: Leaving one amplifier channel's inputs unconnected when only one channel is used. Consequence: The floating input picks up ambient noise and couples into the supply rail, degrading noise performance of the active channel. Correct approach: Connect the unused amplifier's inputs and output together (unity-gain buffer) tied to mid-supply or GND.

Pitfall 5: Insufficient PSRR at Switching Frequency

Error: Powering the LMV932MM from a boost converter switching at 500 kHz without filtering. Consequence: The PSRR at 500 kHz is typically 40–50 dB (from TI datasheet SNOSB06, Figure 14), meaning 100 mV of switching ripple injects 1–3 mV of noise into the signal chain. Correct approach: Insert an RC filter (10 Ω + 10 µF) before the op-amp VDD pin, or use an LDO with PSRR > 60 dB at 500 kHz.

Frequently Asked Questions

What is the maximum output current the LMV932MM can source? The LMV932MM can source approximately 30 mA short-circuit current, but continuous output current should be limited to 10 mA to stay within the device's power dissipation budget in an 8-VSSOP package. At 3.3 V supply and 10 mA load, each amplifier dissipates about 33 mW, approaching the thermal limit of the VSSOP package without airflow. For load currents above 5 mA, a buffer stage or a device with higher output drive (such as the MCP6022) is preferable.

Can the LMV932MM operate from a 5 V single supply? Yes. The LMV932MM is rated for VDD up to 5.5 V, so a regulated 5 V supply is fully within spec. At 5 V, the quiescent current per channel remains 35 nA typical, and the RRIO output swing headroom improves slightly compared to 1.8 V operation. Verify the input common-mode range: the upper limit at 5 V is approximately 5 V − 1.35 V = 3.65 V, so avoid driving inputs above 3.65 V in single-supply 5 V designs.

How does the LMV932MM compare to the MCP6022 for battery-powered applications? The MCP6022-I/SN (Microchip, dual RRIO, 10 MHz GBW) draws 900 µA per channel — roughly 25,000× more than the LMV932MM. The MCP6022 is the right choice when bandwidth above 1.5 MHz is needed, but for sub-1 mA battery applications the LMV932MM's 35 nA IQ is decisive. For biosensor nodes on CR2032 cells (225 mAh), the LMV932MM enables years of operation; the MCP6022 would drain the same cell in under 10 days.

What is the LMV932MM's temperature range? The industrial-grade LMV932MM (no suffix or /NOPB) is specified from −40 °C to +125 °C. The device's offset voltage, bias current, and GBW are guaranteed over this full temperature range per TI SNOSB06 electrical tables. For automotive applications, evaluate the LMV932QDRQ1 (AEC-Q100 Grade 1 qualified) which carries the same performance specs with automotive qualification documentation.

What package options are available for the LMV932? The LMV932 family is available in three packages: 8-VSSOP (LMV932MM/LMV932MM/NOPB), 8-SOIC (LMV932MA/LMV932IDRG4), and 8-MSOP (LMV932IDGKRG4). The VSSOP is smallest (3 × 3 mm), suited for compact designs. The SOIC is easiest to prototype and hand-solder. All packages share identical electrical specifications; choose based on board density and assembly process constraints.

Conclusion

The LMV932MM delivers a compelling combination of ultra-low quiescent current (35 nA per channel), rail-to-rail I/O, and 1.5 MHz bandwidth in a compact 8-VSSOP footprint, making it one of the most efficient dual op-amps available for 1.8 V to 5.5 V battery-powered signal conditioning. Successful designs follow three principles: proper supply decoupling (100 nF ceramic, ≤5 mm from VDD), input common-mode compliance verification, and capacitive load isolation with a series resistor. When four channels are needed, the LMV934MA/NOPB provides a direct upgrade path with identical specs.

To source the LMV932MM or compare pricing across authorized distributors, search FindMyChip for live inventory. For bulk procurement or BOM quotations, submit a quote request and receive competitive pricing from 200+ verified distributors within 24 hours.